NDLI: Low power VLSI CMOS circuit design

Please wait, while we are loading the content...

2014 26th International Conference on Microelectronics (ICM)

2013 25th International Conference on Microelectronics (ICM)

2012 24th International Conference on Microelectronics (ICM)

ICM 2011 Proceeding

2010 International Conference on Microelectronics

2009 International Conference on Microelectronics - ICM

2008 International Conference on Microelectronics

2007 Internatonal Conference on Microelectronics

2006 International Conference on Microelectronics

2005 International Conference on Microelectronics

Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004.

Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442)

The 14th International Conference on Microelectronics,

ICM 2001 Proceedings. The 13th International Conference on Microelectronics.

ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453)

ICM 2000. Proceedings of the 12th International Conference on Microelectronics. (IEEE Cat. No.00EX453)

Advanced interconnect technology

Low power VLSI CMOS circuit design

Challenges of CMOS scaling at below 0.1 /spl mu/m

DTMOS: its derivatives and variations, and their potential applications

Thin film imaging technology on glass and plastic

Research in the field of systems-in-a-package at the Interuniversity Microelectronics Center (IMEC)

Hardware modeling and verification of an ATM ring MAC protocol

Minimum crosstalk layer assignment in a three layer HVH channel routing based on linear pseudo Boolean optimization

Signal probability calculation in Boolean functions using graph oriented realization

vMOS-based compressor designs

Pipeline analog-to-digital converters with radix <2

A 10-bit, 20 Ms/s, 22 mW folding and interpolating CMOS ADC

Second-order parabolic approximation: a new mathematical approximation dedicated to ROM-less DDFSs

Comparative analysis of two gain- and offset-compensated very large time constant switched-capacitor integrators

Data-driven dynamic logic versus NP-CMOS logic, a comparison

Low-power, low-noise adder design with pass-transistor adiabatic logic

Delay optimization and energy estimation in CMOS differential cascade voltage switch logic circuits

Development of system-on-a-chip design methodology and products using flexible interconnect architecture approach

Comparison of 32-bit multipliers for various performance measures

High output impedance current-mode multifunction filter employing CMOS dual output CCIIs and all grounded passive elements

Digitally programmable BiCMOS continuous time filter

A wideband BiCMOS current conveyor and its applications as a programmable filter

A novel universal voltage-mode filter with three inputs and single output using only two operational floating current conveyor

A low-voltage low-power switched-capacitor filter using a new transistor configuration

A full differential low voltage low power high speed current comparator

Zero-overhead BIST for internal-SRAM testing

The effect of gate orientation on fault detection

Complexity analysis of the test generation for interconnection networks

Behavioral test generation for VHDL processes

Radiative recombination in InP quantum dots on GaP

Fabrication of InP heterostructure bipolar transistors for 40 Gb/s communication systems

Large-signal analysis of p-type GaAs IMPATT diode

Pb/sub 1-x/Cd/sub x/S accommodation coefficient calculations

An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC)

An efficient technique for substrate coupling parasitic extraction with application to RF/microwave spiral inductors

A semi-analytical quasi-static approach for substrate coupling modeling in VLSI circuits

Numerical simulation of single-lithography nanoelectronic complementary bipolar circuits

Nonuniform coupled VLSI interconnect characterisation using genetic algorithms

A parallel genetic approach to the gate sizing problem of VLSI integrated circuits

Estimation of band-gap offsets of heterojunctions using J-V-T characteristics

Intersubband transitions in different structures of conduction-band quantum wells

Numerical analysis for the static and dynamic responses of an HPT/QW-LD optoelectronic integrated device

Quantum hydrodynamic equations with quantum corrected potential [RTD simulation]

Design of a high performance PD SOI for the 0.18 /spl mu/m technology generation

Partially depleted silicon-on-insulator (SOI): a device design/modeling and circuit perspective

Passivation of lattice defects in silicon by electron cyclotron resonance hydrogenation technique

Self aligned passivation of Cu in Cu/Cr, Cu/V and Cu/Ta multilayers

Hopfield neural network and Viterbi decoding for asynchronous MC-CDMA communication systems

Modular neural networks for solving high complexity problems

Fast modular neural nets for detection of human faces

Neurocontroller for induction motors

Fuzzy control of a quarter-car suspension system

Structural improvement of amorphous silicon using metal-induced crystallization

A modified inverted-staggered TFT structure suitable for a fully wet etch fabrication process for high performance low and high voltage a-Si:H TFTs

Effect of front hole channel on leakage characteristics of a-Si:H TFTs

Effect of nitrogen plasma conditions on the electrical properties of silicon oxynitrided thin films for flash memory applications

On routing structure for the hybrid field programmable architecture

An efficient CPLD technology mapping under the time constraint

An efficient FPGA implementation of a wavelet coder/decoder

FPGA implementation of a DSP core for full rate and half rate GSM vocoders

AIRE/CE: a revision towards CAD tool integration

A fast cycle-based approach for synthesizable RT level VHDL simulation

FPGA based-IC design for 3-phase PWM inverter with optimized space vector modulation schemes

Optical fibre-fed radio system for broadband services

Investigation of Fermi-profile tapered slot integrated antennas

Analysis and design of two types of microwave baluns

Arrayed waveguide grating multiplexers with flat spectral response using non-uniform arrays

Performance limits of a closed-loop, micro-g silicon accelerometer with deposited rigid electrodes

Fabrication of SnO/sub 2/-based semiconductor gas sensors for combustible and pollutant gases

One order of magnitude increase in quantum efficiency of PtSi/Si IR detectors

A novel superconducting X-ray and millimeter wave detector

Possibilities of single-wafer single-lithography processing for nanoelectronic and optoelectronic VMMOS ULSI

Optimization of waveform shape and frequency in periodic reverse electroplating

Compensation in MBE-grown GaAs doped with silicon and beryllium

Design and fabrication of high accuracy GaAs Hall effect sensor grown by molecular beam epitaxy

Design and implementation of an adaptive controller for electron beam evaporation system

Control and dynamic analysis of a static VAr compensator using a three level inverter topology

A low-power multi-modulus divider in 0.6 /spl mu/m digital CMOS technology

An all digital spread spectrum processor featuring multiplier free zero-IF down-conversion, decimation and multiplexed despreading

Static thermal design of quasi monolithic technology (QMT) for realization of power microwave and millimeter wave circuits

Impact of non-quasi-static effects on the high frequency small-signal behaviour of MOSFETs

On the SFDR performance of BJT RF circuits, an analytical approach

2-V, 1-GHz CMOS inductorless LNAs with 2-3 dB NF

ICM'99. Proceedings. Eleventh International Conference on Microelectronics (IEEE Cat. No.99EX388)

Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186)

Low power VLSI CMOS circuit design

Content Provider	IEEE Xplore Digital Library
Author	Elmasry, M.I.
Copyright Year	2000
Description	Author affiliation: Waterloo Univ., Ont., Canada (Elmasry, M.I.)
Abstract	Summary form only given. The scaling of the CMOS channel length to below 0.5 /spl mu/m and increase of the chip density to the ULSI range have placed power dissipation on an equal footing with performance as a figure of merit in digital circuit design. Portability and reliability have also played a major role in the emergence of low-power, low-voltage, digital circuit designs. The need to extend the battery life, to have inexpensive packaging and cooling systems, and to reduce the weight and size of the equipment were the driving forces in this regard. Reducing the power dissipation of arithmetic operations while keeping the performance unaffected, is indispensable for digital signal processing (DSP), reduced instruction set computers (RISCs), microprocessors, etc. In this presentation, several novel high performance digital circuit designs that emphasize low-power and low-voltage operation are introduced. These circuits utilize a wide range of techniques that are used in state-of-the-art VLSI systems and hence serve as good examples for low-power design. In addition, important features of submicron VLSI technologies that support low-power operation of digital systems are discussed.
File Size	45815
File Format	PDF
ISBN	9643600572
DOI	10.1109/ICM.2000.916401
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-10-31
Publisher Place	Iran
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Circuit synthesis Digital circuits Power dissipation Digital signal processing CMOS digital integrated circuits Ultra large scale integration Power system reliability Batteries Packaging machines
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in