NDLI logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Embedded Systems Letters
  2. Year : 2009 Volume : 1
  3. Issue 4
  4. An Analyzable Memory Controller for Hard Real-Time CMPs
Loading...

Please wait, while we are loading the content...

Year : 2015 Volume : 7
Year : 2014 Volume : 6
Year : 2013 Volume : 5
Year : 2012 Volume : 4
Year : 2011 Volume : 3
Year : 2010 Volume : 2
Year : 2009 Volume : 1
Issue 4
Table of contents
IEEE Embedded Systems Letters publication information
Welcome Additional Editorial Board Members
An Analyzable Memory Controller for Hard Real-Time CMPs
2009 List of Reviewers
Call for nominations: A. Richard Newton Technical Impact Award in electronic design automation
The 16th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2010) and The 4th ACM/IEEE International Symposium on Networks-on-Chip (NOCS 2010)
Special issue on automotive embedded systems
2009 Index IEEE Embedded Systems Letters Vol. 1
IEEE Embedded Systems Letters Information for authors
Blank page [back cover]
Issue 3
Issue 2
Issue 1

Similar Documents

...
Real-Time Memory Controller for Embedded Multi-core System

Article

...
Timing effects of DDR memory systems in hard real-time multicore architectures: Issues and solutions

Article

...
An sdram controller for real-time systems.

Article

...
Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore

Article

...
Worst-case execution-time analysis for embedded real-time systems?.

Article

...
Hardware support for WCET analysis of hard real-time multicore systems

Article

...
Hardware support for WCET analysis of hard real-time multicore systems

Article

...
Avoiding Timing Anomalies Using Code Transformations

Article

...
Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability

Article

An Analyzable Memory Controller for Hard Real-Time CMPs

Content Provider IEEE Xplore Digital Library
Author Paolieri, M. Quinones, E. Cazorla, F.J. Valero, M.
Copyright Year 2009
Abstract Multicore processors (CMPs) represent a good solution to provide the performance required by current and future hard real-time systems. However, it is difficult to compute a tight WCET estimation for CMPs due to interferences that tasks suffer when accessing shared hardware resources. We propose an analyzable JEDEC-compliant DDRx SDRAM memory controller (AMC) for hard real-time CMPs, that reduces the impact of memory interferences caused by other tasks on WCET estimation, providing a predictable memory access time and allowing the computation of tight WCET estimations.
Starting Page 86
Ending Page 90
Page Count 5
File Size 430381
File Format PDF
ISSN 19430663
Volume Number 1
Issue Number 4
Language English
Publisher Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date 2009-12-01
Publisher Place U.S.A.
Access Restriction Subscribed
Rights Holder Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword Interference SDRAM Multicore processing Embedded system Real time systems Random access memory Performance analysis Hardware Timing Control system analysis worst case execution time (WCET) CMP DDRx SDRAM hard real-time memory controller
Content Type Text
Resource Type Article
Subject Control and Systems Engineering Computer Science
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Libarray of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
Cite this Content
Loading...