NDLI: Dynamically heterogeneous cores through 3D resource pooling

Content Provider	IEEE Xplore Digital Library
Author	Homayoun, H. Kontorinis, V. Shayan, A. Ta-Wei Lin Tullsen, D.M.
Copyright Year	2012
Description	Author affiliation: University of California San Diego (Homayoun, H.; Kontorinis, V.; Shayan, A.; Ta-Wei Lin; Tullsen, D.M.)
Abstract	This paper describes an architecture for a dynamically heterogeneous processor architecture leveraging 3D stacking technology. Unlike prior work in the 2D plane, the extra dimension makes it possible to share resources at a fine granularity between vertically stacked cores. As a result, each core can grow or shrink resources, as needed by the code running on the core. This architecture, therefore, enables runtime customization of cores at a fine granularity and enables efficient execution at both high and low levels of thread parallelism. This architecture achieves performance gains from 9–41%, depending on the number of executing threads, and gains significant advantage in energy efficiency of up to 43%.
Starting Page	1
Ending Page	12
File Size	1136045
Page Count	12
File Format	PDF
ISBN	9781467308274
ISSN	15300897
e-ISBN	9781467308267
e-ISBN	9781467308250
DOI	10.1109/HPCA.2012.6169037
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-02-25
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Three dimensional displays Pipelines Multicore processing Delay Registers Radio frequency Multiplexing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Enabling dynamic heterogeneity through core-on-core stacking

Rationale for a 3D heterogeneous multi-core processor

Dynamically heterogeneous cores through 3d resource pooling

A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface

Automation of 3D-DfT Insertion

Simultaneously multiple 3D barcodes identification using radio frequency

3D heterogeneous integration for novel functionality

Is 3D integration the way out of the crossroads?

Heterogeneous stacking of 3D MPSoC architecture: Physical implementation analysis and performance evaluation

Dynamically heterogeneous cores through 3D resource pooling

Similar Documents

Enabling dynamic heterogeneity through core-on-core stacking

Rationale for a 3D heterogeneous multi-core processor

Dynamically heterogeneous cores through 3d resource pooling

A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface

Automation of 3D-DfT Insertion

Simultaneously multiple 3D barcodes identification using radio frequency

3D heterogeneous integration for novel functionality

Is 3D integration the way out of the crossroads?

Heterogeneous stacking of 3D MPSoC architecture: Physical implementation analysis and performance evaluation

Dynamically heterogeneous cores through 3D resource pooling