NDLI: Advanced SoC virtual prototyping for system-level power planning and validation

Content Provider	IEEE Xplore Digital Library
Author	Mischkalla, F. Mueller, W.
Copyright Year	2014
Description	Author affiliation: C-Lab., Univ. of Paderborn, Paderborn, Germany (Mischkalla, F.; Mueller, W.)
Abstract	Today's electronic devices imply significant efforts in pre-silicon low-power design. Key techniques such as scaling of operating points, or switching power off to unused blocks play a major role and are usually managed at entire system scope. Finally, the delay paid in today's design cycles is the time needed for verification, since power-aware design starts late and, hence, relies on painful system-level simulation performances. In this work, we describe a SystemC-based virtual prototyping approach capturing low-power design characteristics in earlier design stages. In contrast to existing solutions, we focus on advanced modeling techniques such as blocking transactions and temporal decoupling, which are integral part of modern industrial-sized designs. As proof of concept, we use representative virtual platform models at several levels of abstraction. Based on empirical results we argue that our annotations cause reasonable overhead, but provides sufficient details to validate typical power planning scenarios.
Starting Page	1
Ending Page	8
File Size	2586113
Page Count	8
File Format	PDF
ISBN	9781479954124
DOI	10.1109/PATMOS.2014.6951882
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-29
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Temporal Decoupling Power Intent Validation Semantics SystemC/TLM Switches Virtual Prototyping Delays IEEE 1801-2013 (UPF) Synchronization Mathematical model Time-domain analysis Time-varying systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architectural low-power design using transaction-based system modeling and simulation

Efficient power Intent validation using loosely-timed simulation models

Checkpointing for Virtual Platforms and SystemC-TLM

Co-simulation of Functional SystemC TLM Models with Power/Thermal Solvers

Power profiling of autonomous industrial instruments based on virtual prototyping

Connecting SystemC-AMS models with OSCI TLM 2.0 models using temporal decoupling

SystemC/TLM semantics for heterogeneous system-on-chip validation

Power-Aware Wrappers for Transaction-Level Virtual Prototypes: A Black Box Based Approach

High level modeling of physical layer noise parameters using SystemC

Advanced SoC virtual prototyping for system-level power planning and validation

Similar Documents

Architectural low-power design using transaction-based system modeling and simulation

Efficient power Intent validation using loosely-timed simulation models

Checkpointing for Virtual Platforms and SystemC-TLM

Co-simulation of Functional SystemC TLM Models with Power/Thermal Solvers

Power profiling of autonomous industrial instruments based on virtual prototyping

Connecting SystemC-AMS models with OSCI TLM 2.0 models using temporal decoupling

SystemC/TLM semantics for heterogeneous system-on-chip validation

Power-Aware Wrappers for Transaction-Level Virtual Prototypes: A Black Box Based Approach

High level modeling of physical layer noise parameters using SystemC

Advanced SoC virtual prototyping for system-level power planning and validation