NDLI: Compilation for compact power-gating controls

Content Provider	ACM Digital Library
Author	You, Yi-Ping Huang, Chung-Wen Lee, Jenq Kuen
Copyright Year	2007
Abstract	Power leakage constitutes an increasing fraction of the total power consumption in modern semiconductor technologies due to the continuing size reductions and increasing speeds of transistors. Recent studies have attempted to reduce leakage power using integrated architecture and compiler power-gating mechanisms. This approach involves compilers inserting instructions into programs to shut down and wake up components, as appropriate. While early studies showed this approach to be effective, there are concerns about the large amount of power-control instructions being added to programs due to the increasing amount of components equipped with power-gating controls in SoC design platforms. In this article we present a $\textit{sink-n-hoist}$ framework for a compiler to generate balanced scheduling of power-gating instructions. Our solution attempts to merge several power-gating instructions into a single compound instruction, thereby reducing the amount of power-gating instructions issued. We performed experiments by incorporating our compiler analysis and scheduling policies into SUIF compiler tools and by simulating the energy consumption using Wattch toolkits. The experimental results demonstrate that our mechanisms are effective in reducing the amount of power-gating instructions while further reducing leakage power compared to previous methods.
File Format	PDF
ISSN	10844309
e-ISSN	15577309
DOI	10.1145/1278349.1278364
Volume Number	12
Issue Number	4
Journal	ACM Transactions on Design Automation of Electronic Systems (TODAES)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-09-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Compilers for low power Balanced scheduling Data-flow analysis Leakage-power reduction Power-gating mechanisms
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Compilers for leakage power reduction

A sink-n-hoist framework for leakage power reduction

Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs

NBTI-Aware Clustered Power Gating

Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis

Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs

Compiler optimization on VLIW instruction scheduling for low power

A critical-path-aware partial gating approach for test power reduction

An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs

Compilation for compact power-gating controls

Similar Documents

Compilers for leakage power reduction

A sink-n-hoist framework for leakage power reduction

Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs

NBTI-Aware Clustered Power Gating

Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis

Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs

Compiler optimization on VLIW instruction scheduling for low power

A critical-path-aware partial gating approach for test power reduction

An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs

Compilation for compact power-gating controls