NDLI: Spin-electronics based logic fabrics

Content Provider	IEEE Xplore Digital Library
Author	Weisheng Zhao Klein, J.-O. Zhaohao Wang Yue Zhang Ben Romhane, N. Querlioz, D. Ravelosona, D. Chappert, C.
Copyright Year	2013
Description	Author affiliation: IEF, Orsay, France (Weisheng Zhao; Klein, J.-O.; Zhaohao Wang; Yue Zhang; Ben Romhane, N.; Querlioz, D.; Ravelosona, D.; Chappert, C.)
Abstract	Advanced computing ICs in ultra deep-micron technology nodes (e.g. 40 nm) suffer from high power issues, which become one of the major bottlenecks for the future performance progress. Both static and dynamic power dissipation are increasing, caused mainly by the intrinsic leakage currents and large data traffic. Alternative approaches beyond charge-based logic circuits become hot research topics to overcome these issues definitively. By integrating the spin freedom of electrons to electronic devices, spin-electronics is promising for ultra-low power computing as it can provide non-volatility, fast data control and high logic density etc. Today, most of large microelectronics industries investigate this emerging field. In this invited paper for the special session “Nanoscale logic fabrics”, we overview spin-electronics based logic fabrics under intense investigation and address particularly the impact of this technology on logic architectures and new computing paradigms.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	174
Ending Page	179
File Size	772233
Page Count	6
File Format	PDF
ISBN	9781479905249
ISSN	23248440
DOI	10.1109/VLSI-SoC.2013.6673271
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-07
Publisher Place	Turkey
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Spin-electronics Instant On/Off Domain Wall Low power Non-volatility Magnetic Tunnel Juction
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Racetrack memory based reconfigurable computing

Low Energy Magnetic Domain Wall Logic in Short, Narrow, Ferromagnetic Wires

Design and analysis of racetrack memory based on magnetic domain wall motion in nanowires

Domain Wall Shift Register-Based Reconfigurable Logic

Ultra-Low Energy Reconfigurable Spintronic Threshold Logic Gate

Ultra-Low power neuromorphic computing with spin-torque devices

Design and development of low-power and reliable logic circuits based on spin-transfer torque magnetic tunnel junctions

Domain-Wall Assisted Switching of Single-Domain Nanomagnets

Hybrid Non-Volatile Flip-Flops Using Spin-Orbit-Torque (SOT) Magnetic Tunnel Junction Devices for High Integration and Low Energy Power-Gating Applications

Spin-electronics based logic fabrics

Similar Documents

Racetrack memory based reconfigurable computing

Low Energy Magnetic Domain Wall Logic in Short, Narrow, Ferromagnetic Wires

Design and analysis of racetrack memory based on magnetic domain wall motion in nanowires

Domain Wall Shift Register-Based Reconfigurable Logic

Ultra-Low Energy Reconfigurable Spintronic Threshold Logic Gate

Ultra-Low power neuromorphic computing with spin-torque devices

Design and development of low-power and reliable logic circuits based on spin-transfer torque magnetic tunnel junctions

Domain-Wall Assisted Switching of Single-Domain Nanomagnets

Hybrid Non-Volatile Flip-Flops Using Spin-Orbit-Torque (SOT) Magnetic Tunnel Junction Devices for High Integration and Low Energy Power-Gating Applications

Spin-electronics based logic fabrics