NDLI: High performance DES encryption in Virtex/sup TM/ FPGAs using JBits/sup TM/

Content Provider	IEEE Xplore Digital Library
Author	Patterson, C.
Copyright Year	2000
Description	Author affiliation: Xilinx Inc., Boulder, CO, USA (Patterson, C.)
Abstract	A JBits implementation of the Data Encryption Standard (DES) algorithm in a Virtex FPGA is described. The Virtex architecture efficiently implements the DES primitive operations, and permits a high degree of pipelining. JBits provides a Java-based Application Programming Interface (API) for the run-time creation and modification of the configuration bitstream. This allows dynamic circuit specialization based on a specific key and mode (encrypt or decrypt). The key schedule is computed entirely in software, and is part of the bitstream. As a result, all cryptographic key input and subkey generation logic are removed from the fully unrolled datapath. When combined with a speed efficient layout the result is a throughput of over 10 Gigabits per second. This exceeds the performance of a recently announced DES ASIC.
Starting Page	113
Ending Page	121
File Size	814704
Page Count	9
File Format	PDF
ISBN	0769508715
ISSN	10823409
DOI	10.1109/FPGA.2000.903398
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-04-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cryptography Field programmable gate arrays Pipeline processing Java Application software Runtime Circuits Processor scheduling Logic Throughput
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and analysis of a high performance AES processor

A high-level implementation of a high performance pipeline FFT on Virtex-E FPGAs

Application of gross cryptanalysis based on multiple encryption entities

Parameterized AES-Based Crypto Processor for FPGAs

High-performance and area-efficient reduction circuits on FPGAs

A 21.54 Gbits/s fully pipelined AES processor on FPGA

High throughput implementations of cryptography algorithms on GPU and FPGA

EXPRESS-1: a dynamically reconfigurable platform using embedded processor FPGA

Compact CLEFIA Implementation on FPGAS

High performance DES encryption in Virtex/sup TM/ FPGAs using JBits/sup TM/

Similar Documents

Design and analysis of a high performance AES processor

A high-level implementation of a high performance pipeline FFT on Virtex-E FPGAs

Application of gross cryptanalysis based on multiple encryption entities

Parameterized AES-Based Crypto Processor for FPGAs

High-performance and area-efficient reduction circuits on FPGAs

A 21.54 Gbits/s fully pipelined AES processor on FPGA

High throughput implementations of cryptography algorithms on GPU and FPGA

EXPRESS-1: a dynamically reconfigurable platform using embedded processor FPGA

Compact CLEFIA Implementation on FPGAS

High performance DES encryption in Virtex/sup TM/ FPGAs using JBits/sup TM/